

MX.72xx - 16 bit Digital Pattern Generator with programmable logic levels

- PXI 3U format
- Programmable output levels from -2,0 V up to +10,0 V
- Levels individually programmable per 4 bit
- Up to 40 MS/s at 16 bit
- Possible use of memory saving 8 bit mode
- All Outputs can be separately disabled (Tristate)
- Hardware controlled differential output possible (8 bit)
- Up to 128 MByte memory
- Output in FIFO mode
- Synchronization possible



Product range overview

Model	8 bit	16 bit
MX.7210	10 MS/s	10 MS/s
MX.7220	40 MS/s	40 MS/s

Software/Drivers


A large number of drivers and examples are delivered with the board or are available as an option:

- Windows 98/ME/NT/2000/XP drivers
- Linux drivers
- SBench 5.2
- Microsoft Visual C++ examples
- Borland Delphi examples
- Microsoft Visual Basic examples
- Microsoft Excel examples
- LabWindows/CVI examples • FlexPro support with SBench
- LabVIEW drivers (as option)
- DASYLab drivers (as option)
- MATLAB drivers (as option)
- Agilent VEE drivers (as option)

General Information

The MX.72xx pattern generator series gives the user the possibility to generate digital data with a wide range of output levels. For every 4 bit the LOW and HIGH levels can be programmed from -2.0 V up to +10.0 V. Even at high speeds you are not limited concerning the maximum output swing. This enables the user to drive devices of nearly any logic family, like ECL, PECL, TTL, LVDS, LVTTL, CMOS or LVCMOS. The potentially necessary differential signals are generated in hardware, so that only one data bit is used for each pair of differential signals. All outputs can be seperately disabled allowing the easy connection with digital acquisition boards and the adaption to a wide range of test setups. The internal standard synchronisation bus allows synchronisation of several MX.xxxx boards. Therefore the MX.72xx board could be used as an enlargement to any digital or analog board.

Hardware block diagram



Software programmable parameters

Samplerate	1 kS/s to max samplerate, external clock, ref clock
Output level	LOW/HIGH level p. nibble;-2,0 V up to +10,0 V in steps of 1mV
Clock impedance	110 Ohm / 50 kOhm
Trigger impedance	110 Ohm / 50 kOhm
Data Enable mask	programmable for every single bit
Trigger mode	External TTL, software
Memory depth	32 up to installed memory in steps of 32
Posttrigger	32 up to 128 M in steps of 32
Multiple Recording segmentsize	32 up to installed memory / 2 in steps of 32

Application examples

Semiconductor test Production test Burn-in test Laboratory purposes Pattern generator Semiconductor development

Process control ATE

Possibilities and options

PXI bus

The PXI bus (PCI extension for instrumentation) offers a variety of additional normed possibilities for synchronising different components in one system. It is posible to connect several Spectrum cards with each other as well as to connect a Spectrum card with cards of other manufacturers.

PXI reference clock

The card is able to use the 10 MHz reference clock that is supplied by the PXI system. Enabled by software the PXI reference clock is feeded in the on-board PLL. This feature allows the cards to run with a fixed phase relation.

PXI trigger

The Spectrum cards support star trigger as well as the PXI trigger bus. using a simple software commend one or more trigger lines can be used as trigger source. This feature allows the easy setup of OR connected triggers from different cards.

FIFO mode

The FIFO mode is designed for continuous data transfer between measurement board and PC memory (up to 100 MB/s) or hard disk (up to 50 MB/s). The control of the data stream is done automatically by the driver on interrupt request.


External trigger I/O

All boards could be triggered using an external TTL signal. It's possible to use positive or negative edge. An internally recognised trigger event could - activated by software - routed to the output connector to start external instruments.

External clock I/O

Using an external connector a sampling clock could be fed in from an external system. It's also possible to put out the internally used sampling clock to synchronise external equipment to this clock.

Reference clock



The option to use a precise external reference clock (normally 10 MHz) is necessary to synchronise the board for high-quality mea-

surements with external equipment (like a signal source). It's also possible to enhance the quality of the sampling clock this way. The driver automatically generates the requested sampling clock from the fed in reference clock.

ECL Mode




When the ECL mode is activated, differential signals wich are needed for e.g. ECL interfacing are generated in hardware on the odd data

outputs. This results in the use of only one data bit for every pair of differential outputs and allows a very efficiently use of memory.

Cascading

The cascading option synchronises up to 4 Spectrum boards internally. It's the simpliest way to build up a multi channel system. There is a phase delay between two boards of about 500 pico seconds when this synchronisation option is used.


Multiple Replay



The Multiple Replay option allows the fast repetition output on several trigger events without restarting the hardware. With this option very fast repetition rates could be achie-

ved. The on-board memory is divided in several segments of same size. Each of them is generated if a trigger event occurs.

Gated Replay



The Gated Sampling option allows data replay controlled by an external gate signal. Data is only replayed if the gate signal has a program-

med level

Singleshot output

When singleshot output is activated the data of the on-board memory is replayed exactly one time. As trigger source one can use the external TTL trigger or the software trigger.

Continuous output

When continuous output is activated the data of the on-board memory is replayed continuously until a stop command is executed. As trigger source one can use the external TTL trigger or the software trigger

Technical Data

Internal samplerate 1 kS/s up to maximum (depending on model) External samplerate DC up to maximum (depending on model) 110 Ohm / 50 kOhm || 15 pF Clock input impedance Trigger input impedance 110 Ohm / 50 kOhm || 15 pF

Output impedance approximately 80 Ohm

programmable from -2.0 V up to +10.0 V with an accuracy of \pm 10 mV Data signal level

Output swing 0.1 ... 12.0 V

per nibble per card per pin Maxixmum output current 100 mA 200 mA 0.5 A (MX.7210 only)

Input signal level (trigger, clock) 3.3 V/ 5 V TTL compatible Output signal level (trigger, clock) 5 V TTL compatible

1 MHz 40 MHz 2.00 ns 2.25 ns Rise time^a 2.25 ns 2.00 ns Fall timea

Multi: Trigger to 1st sample delay fixed

< 20 samples (16 - 32 bit) Multi: Recovery time

> 32 bit 16 bit 8 bit 1 1 2

Trigger accuracy (samples)

a. Tested with full output swing from -2.0 V to 10.0 V with no load

Power consumption (maximum value)	Full speed			Power down mode		
	+5 V (PXI Bus)	+12 V (PXI Bus)	+12 V (Connector)	+5 V (PXI Bus)	+12 V (PXI Bus)	+12 V (Connector)
MX.7210 (16 bit output @ 10 MS/s) ^a	1.5 A (7.5 W)	0.35 A (4.2 W)	-	1.3 A (6.5 W)	0,07 A (0.9 W)	-
MX.7220 (16 bit output @ 40 MS/s) ^b	1.8 A (7.5 W)	0 A	1.8 A (21.6 W)	1.6 A (8.0 W)	0 A	0.2 A (2.4 W)

Dimension

Width (MX.7210)

Width (MX.7220)

Output connector

Operating temperature

Storage temperature

Humidity

Power connector (MX.7220 only)

160 mm x 100 mm (Standard 3U)

40 pole half pitch (Hirose FX2 series)

disc drive connector)

0°C to 50°C

-10°C to 70°C

10% to 90%

soldered Y - cable with Molex 8981 (5,25"

1 slot

2 slots

Order information

Order No	Description	Order No	Description
MX7210	MX.7210 with 16 MByte (128 MBit) memory, cables and drivers	MX7xxx-32M	Option: 32 MByte memory instead of 16 MByte standard mem
MX7220	MX.7220 with 16 MByte (128 MBit) memory, cables and drivers	MX7xxx-64M	Option: 64 MByte memory instead of 16 MByte standard mem
		MX7xxx-128M	Option: 128 MByte memory instead of 16 MByte standard mem
MX7xxx-mr	Option Multiple Replay: Memory segmentation	MX7xxx-up	Additional handling cost for later memory upgrade
MX7xxx-gs	Option Gated Replay: Gate signal controls acquisition/replay		
		MX72xx-dl	DASYLab driver for MX.72xx series
MXxxxx-dcab	Additional 40 pole flat ribbon cable with IDC socket connector,, ca. 1 m	MX72xx-hp	VEE driver for MX.72xx series
MXxxxx-dcab2	Additional 40 pole flat ribbon cable withFx2 connector, ca. 1 m	MX72xx-lv	LabVIEW driver for MX.72xx series
		MATLAB	MATLAB driver for all MI.xxxx, MC.xxxx and MX.xxxx series.

a. Tested with full output swing from -2.0 to 10.0 V with no load b. Tested with full output swing from -2.0 V to 10.0 V with 50 mA output current per pin